

FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8






FIG. 9




100




Timing diagram for the 64K1602 device. The diagram shows the relationship between various control and data signals over time, from t_0 to t_{19} . The signals and their voltage levels are as follows:

- AG**: Address Strobe, 2V
- WL**: Word Line, 12V
- SS**: Sense Strobe, 1.5V
- VRSAL**: Vertical Refresh Strobe, 1.5V
- VRSAR**: Vertical Refresh Strobe, 1.5V
- RSAL**: Row Strobe, 1.5V
- RSAR**: Row Strobe, 1.5V
- DDCL**: Data Drive Clock, 1.5V
- DDCR**: Data Drive Clock, 1.5V
- VPCL**: Vertical Page Clock, 1.5V
- VPCR**: Vertical Page Clock, 1.5V
- PCL**: Page Clock, 1.5V
- PCR**: Page Clock, 1.5V
- TRL**: Transfer Row, 7V
- TRR**: Transfer Row, 7V
- VSLP**: Vertical Strobe, 0.5V
- VSLN**: Vertical Strobe, 0.5V
- BLL(SELECT)**: Bit Line Select, 5V
- BLR(SELECT)**: Bit Line Select, 5V
- BLL(UN-SELECT)**: Bit Line Select, 1V
- BLR(UN-SELECT)**: Bit Line Select, 1V
- SLL(SELECT)**: Sense Line Select, 0.5V
- SLR(SELECT)**: Sense Line Select, 0.5V
- SLL(UN-SELECT)**: Sense Line Select, 0.5V
- SLR(UN-SELECT)**: Sense Line Select, 0.5V

PROGRAMMING BIAS VOLTAGE OF SELECTED MEMORY CELL



CIRCUIT DIAGRAM



FLOW-CHART OF PROGRAMMING/VERIFICATION




FIG. 16




FIG. 17A

TWO-LEVEL STORAGE




FIG. 17B

MULTI-LEVEL (FOUR-LEVEL) STORAGE




FIG. 18




FIG. 19A




FIG. 19B




FIG. 19C





FIG. 20



1




FIG. 22

